





KSR-XXV4M6

Chip Low Capacitance TVS diode array.



Pin 2 – back side – GND

Mechanical data: $A_x=1000\mu\text{m}$, $A_y=600\mu\text{m}$

Pad Size for Pin 1, 3, 4, 6 - $85 \times 95 \mu\text{m}$.

Pad Size for Pin 5 - $270 \times 105 \mu\text{m}$.

Chip thickness: $138 \pm 12 \mu\text{m}$.

Scribe Line width - $60 \mu\text{m}$.

Top Metal: Al - for wire bonding.

Back side - Anode: Ti-Ni-Ag for soldering

Probing:sampling testing: no bad dice inking guaranteed good dice quantity $\geq 93\%$

Schematic and pinning diagram

Limiting values

Parameter	Symbol	Conditions	Value	Unit
Peak Pulse Power	P_{pp}	$t_p=8/20\mu\text{s}$	-	W
Peak Pulse Current	I_{pp}	$t_p=8/20\mu\text{s}$; Any I/O to Pin5; Pin2 to Any I/O.	25*	A
Electrostatic Discharge	VESD	IEC 61000-4-2. Any I/O to Pin5; Pin2 to Any I/O	+/-30 (Contact); +/-30 (Air).	kV
Max.junction temperature	T_j	-	+125	$^{\circ}\text{C}$

Characteristics ($T_a=25^{\circ}\text{C}$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP	MAX.	UNIT
VRWM	Reverse Stand-off voltage	-	-	-	3.3	V
VBR	Breakdown voltage	$I_R=1\text{mA}$. Pin 5 to Pin 2.	5,0	-	-	V
IR	Reverse leakage current	$V=+3,3\text{V}$. Any I/O to Pin2. $V=-3,3\text{V}$. Any I/O to Pin 5.	-	-	0,3	μA
VF	Forward Voltage	$I_F=15\text{mA}$. Pin 2 to Any I/O & Any I/O to Pin5.	-	-	1,0	V
VCL	Forward Voltage	$I_{pp}=1.0\text{A}$, $t_p=8/20\mu\text{s}$ $I_{pp}=10.0\text{A}$, $t_p=8/20\mu\text{s}$ $I_{pp}=25.0\text{A}$, $t_p=8/20\mu\text{s}$; Any I/O to Pin 5.	-	-	1,0* 3,7* 8,2*	V
CJ	Capacitance. Any I/O pin to Ground	$V_R=0\text{V}$, $f=1\text{MHz}$	-	-	5,0	pF
CJ	Capacitance. Any I/O pin to I/O	$V_R=0\text{V}$, $f=1\text{MHz}$	-	-	2,5	pF

*- For Device testing